Liverpool John Moores University

Title:
Status:
Code:
Version Start Date:
Owning School/Faculty:
Teaching School/Faculty:

ANALOGUE AND DIGITAL ELECTRONICS
Definitive
4008ENG (105266)
01-08-2016
Electronics and Electrical Engineering
Electronics and Electrical Engineering

| Team | Leader |
| :--- | :---: |
| Wei Zhang | Y |

Academic
Level:
Total
Learning 120
Hours:

## Credit

Value: 12
Private
Study: 70

## Total

Delivered 50
Hours:

## Delivery Options

Course typically offered: Semester 2

| Component | Contact Hours |
| :--- | :---: |
| Lecture | 24 |
| Practical | 12 |
| Tutorial | 12 |

Grading Basis: 40 \%

## Assessment Details

| Category | Short <br> Description | Description | Weighting <br> (\%) | Exam <br> Duration |
| :--- | :--- | :--- | :---: | :---: |
| Exam | AS1 | Examination | 50 | 2 |
| Essay | AS2 | Laboratory | 50 |  |

## Aims

To provide, using a basic knowledge of mathematics, an introduction to transistors and the small model equivalent circuits, the use of operational amplifiers and the operation of sequential, combination and digital logic circuits.

## Learning Outcomes

After completing the module the student should be able to:
1 Analyse and explain the operation of basic sequential and combinational circuits.
2 Use systematic design steps for digital logic circuits.
3 Use transistor characteristics for simple amplifier design.
4 Design op-amp circuits for standard functions.

## Learning Outcomes of Assessments

The assessment item list is assessed via the learning outcomes listed:

| EXAM | 1 | 2 | 3 | 4 |
| :--- | :--- | :--- | :--- | :--- |
| CW | 1 | 3 |  |  |

## Outline Syllabus

Logic Gates and Functions, DeMorgan's Theorems and gate equivalence.
Combinational Logic and Boolean Algebra' Boolean expression from logic diagrams and truth tables, truth tables from logic diagrams and Boolean expressions, commutative, associative and distributive properties, loading Karnaugh map from a truth table, multiple and overlapping groups. Applications of Karnaugh map: multiple output networks, decoders, code conversion network.
Latches and Flip-Flops: SR latch, NAND/NOR latches, Latches as contact-bounce eliminators, Edge-triggered SR, D-type, J-K Flip-Flops.
Digital Counters: asynchronous and synchronous counters concept, Counter design using S-R/JK/D-type flip-flops. Shift Registers: serial shift registers, serial in-parallel out shift registers, bidirectional shift registers, ring counter, Johnson counter.
$B J J$ and $F E T$ devices, operation and simple models.
Operational amplifiers and feedback; basic non-inverting (series feedback) amplifier; stability in feedback amplifiers; frequency response and gain-bandwidth product; input and output impedance.

## Learning Activities

A combination of lectures, practical work and tutorials.

## Notes

This Level 1 module is devised for electrical and electronic engineering degree level students, discussing the operation of descrete components and other devices.

